JPH024017B2 - - Google Patents

Info

Publication number
JPH024017B2
JPH024017B2 JP59135907A JP13590784A JPH024017B2 JP H024017 B2 JPH024017 B2 JP H024017B2 JP 59135907 A JP59135907 A JP 59135907A JP 13590784 A JP13590784 A JP 13590784A JP H024017 B2 JPH024017 B2 JP H024017B2
Authority
JP
Japan
Prior art keywords
entry
tlb
page
bit
vni
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59135907A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6115250A (ja
Inventor
Kazutoshi Eguchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP59135907A priority Critical patent/JPS6115250A/ja
Priority to US06/749,866 priority patent/US4731740A/en
Publication of JPS6115250A publication Critical patent/JPS6115250A/ja
Publication of JPH024017B2 publication Critical patent/JPH024017B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Memory System Of A Hierarchy Structure (AREA)
JP59135907A 1984-06-30 1984-06-30 Ｔｌｂ制御方式 Granted JPS6115250A (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP59135907A JPS6115250A (ja) 1984-06-30 1984-06-30 Ｔｌｂ制御方式
US06/749,866 US4731740A (en) 1984-06-30 1985-06-28 Translation lookaside buffer control system in computer or virtual memory control scheme

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59135907A JPS6115250A (ja) 1984-06-30 1984-06-30 Ｔｌｂ制御方式

Publications (2)

Publication Number Publication Date
JPS6115250A JPS6115250A (ja) 1986-01-23
JPH024017B2 true JPH024017B2 (en]) 1990-01-25

Family

ID=15162614

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59135907A Granted JPS6115250A (ja) 1984-06-30 1984-06-30 Ｔｌｂ制御方式

Country Status (1)

Country Link
JP (1) JPS6115250A (en])

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2600441B1 (fr) * 1986-06-18 1990-09-21 France Etat Unite de gestion de memoire

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6047623B2 (ja) * 1982-02-12 1985-10-22 株式会社日立製作所 アドレス変換方式

Also Published As

Publication number Publication date
JPS6115250A (ja) 1986-01-23

Similar Documents

Publication Publication Date Title
JP4295111B2 (ja) メモリ管理システム及び線形アドレスに基づいたメモリアクセスセキュリティ付与方法
JP3713312B2 (ja) データ処理装置
US5247639A (en) Microprocessor having cache bypass signal terminal
US8028341B2 (en) Providing extended memory protection
US6823433B1 (en) Memory management system and method for providing physical address based memory access security
JP5234794B2 (ja) データ処理装置および処理回路上で実行される仮想機械によるセキュア・メモリへのアクセス制御方法
JP3740195B2 (ja) データ処理装置
TWI381275B (zh) 位址轉譯方法及裝置
US4731740A (en) Translation lookaside buffer control system in computer or virtual memory control scheme
US4763250A (en) Paged memory management unit having variable number of translation table levels
US20110202740A1 (en) Storing secure page table data in secure and non-secure regions of memory
JPS58102381A (ja) バツフアメモリ
JPH0315211B2 (en])
US4961135A (en) Translation lookaside buffer control system
KR20050027085A (ko) 개선된 메모리 엑세스 보안을 제공하는 메모리에 디바이스엑세스를 제어하기 위한 시스템 및 방법
JPH0260012B2 (en])
JP2001222470A (ja) トランスレーション・ルックアサイド・バッファ回路
JP2001034537A (ja) アドレス変換回路
US20050027960A1 (en) Translation look-aside buffer sharing among logical partitions
JP2768503B2 (ja) 仮想記憶アドレス空間アクセス制御方式
JPS61156445A (ja) Ｔｌｂパ−ジ制御方式
JP2007280421A (ja) データ処理装置
JPH07120318B2 (ja) アクセス及び欠陥論理信号を用いて主メモリユニットを保護する装置及び方法
JPH024016B2 (en])
JPH024017B2 (en])